Bitstream radar waveforms for generic single-chip radar

Author
Bjørndal, Øystein
Hamran, Svein-Erik
Lande, Tor Sverre
Date Issued
2017
Keywords
Radar
Bølger
Permalink
http://hdl.handle.net/20.500.12242/817
https://publications.ffi.no/123456789/817
DOI
10.1017/S1759078717000782
Collection
Articles
Description
Bjørndal, Øystein; Lande, Tor Sverre. Power-efficient, gate-based Digital-to-Time converter in CMOS. Proceedings - IEEE International Symposium on Cicuits and Systems 2017
1520687.pdf
Size: 1M
Abstract
A Digital-to-Time converter (DTC) based on static CMOS multiplexers is presented, achieving a time resolution of 65 ps consuming 0.5 mW. The DTC relies on gate delay for programmability, ensuring robustness, linearity and wide delay range. Details of the transistor implementation (with sizes) is given, together with a detailed discussion on critical design points. Post layout simulations with Monte Carlo, voltage and temperature variations are presented with measurements from two different chip realizations in 90 nm CMOS.
View Meta Data